# Four Moduli RNS Bases for Efficient Design of Modular Multiplication 

Marzieh Gerami ${ }^{1}$, Mohammad Esmaeildoust ${ }^{2}$, Shirin Rezaie ${ }^{1}$, Keivan Navi ${ }^{2}$ and Omid Hashemipour ${ }^{2}$


#### Abstract

Residue Number System provides parallel and fast arithmetic operation by replacing large number computation with small moduli without carry propagation between moduli. RNS can be applied in application like public key cryptography in order to achieve more speed and less power consumption. Modular Multiplication is the main operation in this application. Selecting RNS moduli sets (bases) is the most important part in modular multiplication. In this work RNS bases in order to design efficient modular multiplication is presented. The proposed RNS bases in first basis employs the basis and multiplicative inverses with small hamming weight based on the work reported in literature and in second basis, well formed arithmetic unit RNS basis with efficient forward and reverse converter are employed. The proposed RNS bases are suitable for public key cryptography algorithm especially for Elliptic Curve Cryptography (ECC).

The results show that combination of these RNS basis has achieved noticeable improvement in hardware complexity and also less time delay.


[^0]Article Info: Revised : September 28, 2011. Published online : November 30, 2011

Keywords: Residue Number System, Modular Multiplication, Public Key Cryptography

## 1 Introduction

Residue Number System (RNS) perform addition, subtraction and multiplication in a fast manner because of its carry free nature [1]. Provided parallelism by RNS makes it suitable for application like digital image processing [2], digital signal processing (DSP) [3] and public key cryptography systems [4-7]. RNS consist of three main parts which include forward converter, reverse converter and arithmetic unit [8]. Efficiency of these three parts is depends on the number of moduli and its form. Therefore selecting RNS bases becomes more complicated with growth of application. The most popular RNS basis is $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$. This set benefits the balanced moduli and the best forward and reverse converter is reported in [9]. Moduli sets with higher dynamic ranges are reported like, $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\},\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n-1}-1\right\} \quad$ [10], [11] and $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n-1}-1,2^{n+1}-1\right\}$ [12]. Residue to binary converters for these moduli sets are consists of carry save adder (CSA) tree which results in hardware redundancy.
Other moduli sets like, $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\},\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$ are reported in [13-14] where simple structure of residue to binary converter make them suitable for high dynamic ranges application. Efficient reverse converters for these moduli sets based on new Chinese reminder theorem (CRT) are presented in [13] where the authors proposed memory less converter architecture and adder based. Among the RNS application, public key cryptography like RSA and ECC required more dynamic ranges. Growing up the key length in these algorithms caused to increase hardware complexity and time delay. Modular multiplication is basic operation in cryptosystems. Several algorithms in order to increase the
efficiency of modular multiplication were proposed. The most famous algorithm is Montgomery modular multiplication [15] where its RNS version is also designed for achieve higher performance [5-6]. RNS Montgomery multiplication performs modular multiplication by using auxiliary bases without any division. Selecting the proper RNS bases caused to achieve high performance of converters and arithmetic operation unit. In [16] in designing RNS bases, for first basis modulus in the form of $2^{k_{j}}-1$ are used and modulus in the form of $2^{k_{i}}+1$ are selected as second basis where $i, j=0,1,2, \ldots, m$. The main disadvantage of this work is inefficient multiplicative reverses that caused to decrease efficiency of reverse converter. In [17] RNS bases in the form of $\left\{2^{n}-1,2^{2^{0} n}+1,2^{2^{1} n}, \ldots, 2^{2^{k^{n}}}+1\right\}$ for both bases are reported. The main disadvantages of these bases are unbalanced moduli that caused to decrease the efficiency of arithmetic unit. The best work that was done until now, is presented in [4]. In this work, RNS bases in form of $2^{k}-c_{i}$, where $0 \leq c_{i}<2^{k / 2}$ are proposed. The main advantage of this report is to achieve efficient RNS to RNS conversion between two bases and simple multiplicative inverses, which are needed in the process of RNS Montgomery multiplication. In the proposed RNS bases, in one basis the four moduli sets in the form of $2^{k}-c_{i}$, where $0 \leq c_{i}<2^{k / 2}$ [4] is applied. In second basis, moduli sets $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ and $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$ [13-14] are used. By employing these moduli sets in RNS Montgomery multiplication without losing arithmetic operation efficiency, faster RNS to RNS conversion is achieved which result to more efficient modular multiplication. Comparing to [4], more efficient arithmetic unit and converters is achieved.

This paper is organized as follows. RNS and modular multiplication background is presented in section 2 and section 3 . The proposed RNS bases are presented in section 4. Reductions in the proposed RNS basis which is required in RNS to RNS conversion are detailed in section 5. In section 6, comparison with the other RNS bases are presented and finally section 7 concludes the paper.

## 2 Overview of RNS

An integer $X$ in Residue Number System (RNS) represented as $\left(x_{1}, x_{2}, \ldots, x_{m}\right)$, where $x_{i}=X \bmod p_{i}$ that $p_{i}$ is the modulo of the moduli set $S=\left\{p_{1}, p_{2}, \ldots, p_{m}\right\}$. In order to prevent redundancy, RNS moduli must be pair wise relatively prime. Each integer number in the range of 0 to $M-1$, where $M=\prod_{i=1}^{m} p_{i}$, has unique representation. Two most common algorithms to convert from RNS in to binary are CRT and MRC (Mixed Radix Conversion). These methods are described as fallow. In CRT the RNS integer number convert to its equivalent as below:

$$
\begin{equation*}
X=\left.\left.\left|\sum_{i=1}^{m}\right| x_{i} N_{i}\right|_{P_{i}} M_{i}\right|_{M} \tag{1}
\end{equation*}
$$

Where $M=\prod_{i=1}^{m} p_{i} \quad, \quad M_{i}=\frac{M}{p_{i}}$ and $\quad N_{i}=\left|M_{i}^{-1}\right|_{p_{i}} \quad$ is the multiplicative inverse of $M_{i}$ in modulo $p_{i}$. Another algorithm is MRC that weighted number $X$ from its residues in RNS representation should be calculated as fallow:

$$
\begin{equation*}
X=v_{n} \prod_{i=1}^{v-1} P_{i}+\cdots+v_{3} P_{2} P_{1}+v_{2} P_{1}+v_{1} \tag{2}
\end{equation*}
$$

Where

$$
\begin{gather*}
v_{1}=x_{1}  \tag{3}\\
v_{2}=\left.\left.\left|\left(x_{2}-v_{1}\right)\right| P_{1}^{-1}\right|_{P_{2}}\right|_{P_{2}} \tag{4}
\end{gather*}
$$

And in the general form is:

$$
\begin{equation*}
v_{m}=\left.\left.\left|\left(\left(\left(x_{m}-v_{1}\right)\left|P_{1}^{-1}\right|_{P_{m}}-v_{2}\right)\left|P_{2}^{-1}\right|_{P_{m}}-\cdots-v_{m-1}\right)\right| P_{m-1}^{-1}\right|_{P_{m}}\right|_{P_{m}} \tag{5}
\end{equation*}
$$

$\left|p_{i}^{-1}\right|_{p_{j}}$ is the multiplicative inverse of $p_{i}$ in modulus $p_{j}$. Compare to MRC method which is the sequential algorithm, CRT is a parallel one. Depend on the
number and form of the moduli, one of these algorithms is used in design of reverse converter. In some cases for the moduli set with more than four moduli combination of these two algorithms could be applied to achieve high speed of the reverse converter.

## 3 Overview of RNS Montgomery multiplication

One of the most famous modular multiplication algorithms in Residue Number System is Montgomery modular multiplication. Montgomery algorithm computes the result of $X \times Y \times M^{-1} \bmod T$, with an auxiliary base without any division. $X$ and $Y$, are two large integer number with RNS representation $\left(x_{1}, x_{2}, \ldots, x_{m}\right)$ and $\left(y_{1}, y_{2}, \ldots, y_{m}\right)$ in first basis and in the second basis we consider $X$ and $Y$ as $\left(x_{1}^{\prime}, x_{2}^{\prime}, \ldots, x_{m}^{\prime}\right)$ and $\left(y_{1}^{\prime}, y_{2}^{\prime}, \ldots, y_{m}^{\prime}\right) . M, M^{\prime}$ as their dynamic range that $M=p_{1} p_{2} \cdots p_{i}$ and $M^{\prime}=p_{1}^{\prime} p_{2}^{\prime} \cdots p_{i}^{\prime}$, where $p_{i}$ and $p_{i}^{\prime}$ are the modulo in moduli sets. Consider $T$ which is $T<M<M^{\prime}$, so that $\operatorname{gcd}(T, M)=\operatorname{gcd}\left(T, M^{\prime}\right)=\operatorname{gcd}\left(M, M^{\prime}\right)=1$. As mentioned before, lack of division operation increase the speed of modular multiplication. In this section Montgomery modular multiplication algorithm that presented in [15] is described. The most important part of Montgomery algorithm is moduli selection that leads to design pretty faster converter and efficient arithmetic unit. Choosing moduli set is necessary to provide these features, so in this approach the RNS basis in order to achieve the high performance of multiplication is proposed.

According to [4], RNS Montgomery multiplication algorithm consist of two conversions, one RNS product on the two basis, one RNS product on the first basis, two RNS products and one addition on the second basis. Besides forward and reverse converters is needed at the end of operations.

| RNS Montgomery multiplication |
| :---: |
| Algorithm |
| $1: D=X \times Y\left(d_{i}=\left\|x_{i} \times y_{i}\right\|_{m_{i}}\right.$ in base $\mathrm{B}_{\mathrm{n}}$ |
| $d_{i}^{\prime}=\left\|x_{i}^{\prime} \times y_{i}^{\prime}\right\|_{m_{i}^{\prime}}$ in base $\left.\mathrm{B}_{\mathrm{n}}^{\prime}\right)$ |
| $2: q_{i}=\left\|d_{i} \times\|T\|_{m_{i}}^{-1}\right\|_{m_{i}}$ in $\mathrm{B}_{\mathrm{n}}$ |
| $3: q_{i}$ in $\mathrm{B}_{\mathrm{n}} \longrightarrow q_{i}^{\prime}$ in $\mathrm{B}_{\mathrm{n}}^{\prime}$ |
| $4: r^{\prime}=\left(d_{i}^{\prime}-q_{i}^{\prime} \times N_{i}^{\prime}\right) M^{-1}$ in $\mathrm{B}_{\mathrm{n}}^{\prime}$ |
| $5: r$ in $\mathrm{B}_{\mathrm{n}} \longleftarrow r^{\prime}$ in $\mathrm{B}_{\mathrm{n}}^{\prime}$ |

## 4 Proposed RNS bases

In this section the proposed four moduli RNS bases is described. In Montgomery modular multiplication, an auxiliary basis to calculate the result is needed. For this basis four moduli sets $S_{1}=\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\} \quad$ [13] and $S_{2}=\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$ [14] with their efficient reverse converters are used. This dynamic RNS basis range is suitable for cryptography algorithms with large key size. For the first basis the RNS basis in the form of $2^{k}-c_{i}$, where $0 \leq c_{i}<2^{k / 2}$ reported in [4] are employed. The advantage of this RNS basis is small hamming weight of moduli and multiplicative inverses that leads to implementing the faster modular multiplication. Additions and multiplications in RNS basis $S_{1}=\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ [13] and $S_{2}=\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$ [14], in second basis are done with more speed comparing to first basis. In Table 1, four moduli RNS bases for 160, 192 and 256 bit key length are reported. Notice that because of various moduli length bit in RNS basis, two different symbols for moduli length bit in first and second basis are used ( $k$ and $n$ for first and second basis, respectively). Dynamic range of first basis is $4 k$ and for second basis is
$5 n$. As discuss in the RNS Montgomery multiplication algorithm, $4 k$ must be less than $5 n$. Therefore For an instance, for 256 key lengths, $k$ considered as 64 bits in order to cover 256 bit dynamic ranges and for second basis $n$ consider as 52 bits. Therefore $4 k$ and $5 n$ cover the required 256 bit dynamic ranges and also $4 k<5 n$ is satisfied. Forward conversion in moduli in the form of $2^{k}-1$ and $2^{k}+1$ is straight forward and more simple logic circuits with less delay are required comparing to moduli in the form of $2^{k}-c_{i}$, where $0 \leq c_{i}<2^{k / 2} \quad$ [4].

Table 1: Proposed RNS bases

| Proposed <br> RNS bases | 256 key length |  | 192 key length |  | 160 key length |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | First <br> Base | Second <br> Base | First <br> Base | Second <br> Base | First <br> Base | Second <br> Base |
| R moduli | $2^{64}-2^{10}-1$ | $2^{52}$ | $2^{48}-2^{10}-1$ | $2^{39}$ | $2^{20}-2^{10}-1$ | $2^{32}$ |
|  | $2^{64}-2^{16}-1$ | $2^{52}-1$ | $2^{48}-2^{16}-1$ | $2^{39}-1$ | $2^{20}-2^{16}-1$ | $2^{32}-1$ |
|  | $2^{64}-2^{19}-1$ | $2^{52}+1$ | $2^{48}-2^{19}-1$ | $2^{39}+1$ | $2^{20}-2^{19}-1$ | $2^{32}+1$ |
|  | $2^{64}-2^{20}-1$ | $2^{105}-1$ | $2^{48}-2^{20}-1$ | $2^{79}-1$ | $2^{20}-2^{20}-1$ | $2^{65}-1$ |
| moduli | $2^{64}-2^{8}-1$ | $2^{52}$ | $2^{48}-2^{10}-1$ | $2^{39}$ | $2^{40}-2^{10}-1$ | $2^{32}$ |
|  | $2^{64}-2^{22}-1$ | $2^{52}-1$ | $2^{48}-2^{16}-1$ | $2^{39}-1$ | $2^{40}-2^{16}-1$ | $2^{32}-1$ |
|  | $2^{64}-2^{15}-1$ | $2^{52}+1$ | $2^{48}-2^{29}-1$ | $2^{39}+1$ | $2^{40}-2^{19}-1$ | $2^{32}+1$ |
|  | $2^{64}-2^{16}-1$ | $2^{104}+1$ | $2^{48}-2^{20}-1$ | $2^{78}+1$ | $2^{40}-2^{20}-1$ | $2^{64}+1$ |

Required steps for RNS to RNS conversion in RNS Montgomery multiplication is shown in Figure 1. Notice that the complexity of algorithm is in line 3 and 5 of RNS Montgomery multiplication Algorithm [4].


Figure 1: RNS Montgomery Multiplication Algorithm, a) conversion from first basis to the second basis (line 3), b) conversion from second basis to the first basis (line 5)

### 4.1 RNS to RNS conversion from first to second basis

As shown in Figure 1, RNS to RNS conversion from first basis to second basis consists of two steps: RNS to MRS conversion in first basis and MRS to RNS from first to second basis. Therefore we have:

$$
\begin{equation*}
\text { Delay }_{\text {RNS-RNS }}=\text { Delay }_{\text {RNS-MRS }}+\text { Delay }_{\text {MRS-RNS }} \tag{6}
\end{equation*}
$$

Since the first RNS basis in this work in the moduli in the form of $2^{k}-c_{i}$ where $0 \leq c_{i}<2^{k / 2}$, efficient RNS to MRS conversion are reported in [4] which is used in this work. Based on [4], cost of RNS to MRS conversion is shown in Eq. 7.

$$
\begin{equation*}
\text { Delay }_{\text {RNS-MRS }}=\left(\sum_{i=1}^{m-1} \max _{j=2, k i<j<j}\left(\omega\left(m_{i, j}^{-1}\right)+2 \omega\left(c_{j}\right)+4\right)\right) k D_{F A} \tag{7}
\end{equation*}
$$

In Eq. $7, w(k)$ is the hamming weight of $k$ and $m$ is the number of moduli. In order to convert MRS to RNS form first to second basis, the critical moduli in second basis must be considered. In [13] comparisons of critical moduli for different RNS basis are done. Considering new modulo $2^{n}+1$ adder proposed in [25], comparison of critical moduli for the proposed RNS bases is shown in table 2. Comparison between modulo $2^{2 k+1}-1$ and $2^{k}+1$ shows that the unit gate delay for both is same. Therefore reductions for both moduli are calculated in
section 5. Because of different moduli bit length in the proposed RNS bases (smaller bit length in second RNS basis), the unit gate delays that are shown in Table 2 for second basis is less than first basis. Therefore more speed of arithmetic operation with advantages of efficient converters is achieved.

Table 2: Comparison of critical moduli for different RNS bases

| Critical moduli | Unit gate delay |
| :---: | :---: |
| $2^{k}-2^{t}-1$ | $2 \log (k-1)+7$ |
| $2^{2 k}+1$ | $2 \log (k)+7$ |
| $2^{2 k+1}-1$ | $2 \log (k)+5$ |
| $2^{k}+1$ | $2 \log (k)+5$ |

According to the Eq. 7, conversion delays from RNS to MRS based on their key length are shown in Table 3.

Table 3: Cost of RNS to MRS conversion

| Size of <br> key <br> length | Delay of RNS to <br> MRS conversion <br> for S1 | Delay of RNS to <br> MRS conversion <br> for S2 |
| :---: | :---: | :---: |
| 160 | $52 k D_{F A}$ | $52 k D_{F A}$ |
| 192 | $65 k D_{F A}$ | $65 k D_{F A}$ |
| 256 | $60 k D_{F A}$ | $39 k D_{F A}$ |

In this work two different basis for auxiliary basis were proposed, so we have two various delay of MRS to RNS conversion. As proofed in section 5, delay of MRS to RNS conversion for critical moduli set $S_{1}$ and $S_{2}$ are shown in Eq. 8 and Eq. 9 respectively.

$$
\begin{align*}
& \text { Delay }_{\text {MRS }-R N S}=\left(\sum_{i=1}^{m-1}\left(M A\left(2^{2 n+1}-1\right)+2\right)\right) D_{F A}  \tag{8}\\
& \text { Delay }_{\text {MRS }-R N S}=\left(\sum_{i=1}^{m-1}\left(M A\left(2^{2 n}+1\right)+3\right)\right) D_{F A} \tag{9}
\end{align*}
$$

$M A$ in this equation denotes the modular addition. By using modulo $2^{n}-1$ and $2^{n}+1$ adder (MA) reported in [23] and considering $n$-bit delay of full adder ( $D_{F A}$ ) and $2 n$-bit delay of $F A$ for $M A\left(2^{n}-1\right)$ and $2^{n}+1$ respectively, we have:

$$
\begin{align*}
& \text { Delay }_{\text {MRS-RNS }}=(6 n+9) D_{F A}  \tag{10}\\
& \text { Delay }_{\text {MRS-RNS }}=(12 n+9) D_{F A} \tag{11}
\end{align*}
$$

Overall delays of RNS to RNS conversion for the proposed RNS bases are shown in Table 4.

Table 4: Total cost of RNS to RNS conversion from first to second basis

| Size of <br> key length | RNS to RNS for <br> S1 | RNS to RNS for <br> S2 |
| :---: | :---: | :---: |
| 160 | $(52 k+6 n+9) D_{\mathrm{FA}}$ | $(52 k+12 n+9) D_{\mathrm{FA}}$ |
| 192 | $(65 k+6 n+9) D_{\mathrm{FA}}$ | $(65 k+12 n+9) D_{\mathrm{FA}}$ |
| 256 | $(60 k+6 n+9) D_{\mathrm{FA}}$ | $(39 k+12 n+9) D_{\mathrm{FA}}$ |

### 4.2 RNS to RNS conversion from second basis to the first basis

In order to achieve RNS to RNS conversion from second to first basis according to Figure 1, we have

$$
\begin{equation*}
\text { Delay }_{\text {RNS-RNS }}=\text { Delay }_{\text {RNS-weighted }}+\text { Delay }_{\text {weighted-RNS }} \tag{12}
\end{equation*}
$$

Delays of RNS to weighted conversion from second to first basis are shown in Table 5. Weighted to RNS conversion in first basis is proved in section 5, therefore considering critical moduli $2^{2 n+1}-1$ in $S_{1}$ and $2^{2 n}+1$ in $S_{2}$ we have:

$$
\begin{gather*}
\text { Delay }_{\text {RNS -Weighted }}= \begin{cases}(12 n+5) D_{F A} & \text { for } s_{1} \\
(8 n+3) D_{F A} & \text { for } s_{2}\end{cases}  \tag{13}\\
\text { Delay }_{\text {Weighted }-R N S}=\left(\sum_{i=1}^{m-1}\left(2 \omega\left(c_{j}^{\prime}\right)+2\right)\right) k D_{F A}=18 k D_{F A} \tag{14}
\end{gather*}
$$

Table 5: Shows the area and delay costs of proposed moduli sets

| Proposed <br> moduli | Conv <br> erter | Moduli Set | Area | Delay |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{1}: 4$ <br> moduli <br> proposed <br> 1 | $[13]$ | $\left\{2^{n}, 2^{n}-1,2^{n}+1\right.$, <br> $\left.2^{2 n+1}-1\right\}$ | $(8 m+2) \mathrm{A}_{\mathrm{FA}}+(m-1) A_{\mathrm{XOR}}+$ <br> $(m-1) A_{\mathrm{AND}}+(4 m+1) A_{\mathrm{OR}}+$ <br> $(4 m+1) A_{\mathrm{XNOR}} m A_{2: 1 \mathrm{MUX}}+$ <br> $(7 m+1) A_{\mathrm{NOT}}$ | $(12 n+5) D_{\mathrm{FA}}$ |
| $\mathrm{S}_{2}: 4$ <br> moduli <br> proposed <br> 2 | $[14]$ | $\left\{2^{n}, 2^{n}-1,2^{n}+1\right.$, <br> $\left.2^{2 n}+1\right\}$ | $(2 m-1) A_{\mathrm{XOR}}+(2 m-1) A_{\mathrm{AND}}$ <br> $+(4 m) A_{\mathrm{OR}}+(4 m) A_{\mathrm{XNOR}}+$ <br> $(5 m+3) \mathrm{A}_{\mathrm{NOT}}$ | $(8 n+3) D_{\mathrm{FA}}$ |

Total delay of RNS to RNS from second basis to first basis for 160,192 and 256 bit key length is represented in Table 6.

Table 6: Total delay of conversion from second basis to first basis

| Proposed moduli sets | RNS to RNS delay |
| :---: | :---: |
| $\mathrm{S}_{1}$ | $18 k+12 n+5$ |
| $\mathrm{~S}_{2}$ | $18 k+8 n+3$ |

Finally we should calculate total delay of RNS Montgomery Multiplication Algorithm. Delay is obtained from summation of RNS to RNS conversion from first basis to second basis and vice versa. Notice that key length must be considered in calculation of overall delay. The results are shown in Table 7.

Table 7: Total cost of RNS to RNS conversions

| key length | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ |
| :---: | :---: | :---: |
| 160 | $(70 k+18 n+14) D_{\mathrm{FA}}$ | $(70 k+20 n+12) D_{\mathrm{FA}}$ |
| 192 | $(83 k+18 n+14) D_{\mathrm{FA}}$ | $(83 n+20 n+12) D_{\mathrm{FA}}$ |
| 256 | $(78 k+18 n+14) D_{\mathrm{FA}}$ | $(57 k+20 n+12) D_{\mathrm{FA}}$ |

## 5 Reduction in moduli $2^{n}+1,2^{2 n}+1$ and $2^{2 n+1}-1$

As shown in Figure 1, after calculation of MRS, conversion to RNS in second basis is needed. This section describes MRS to RNS reduction in moduli $2^{n}+1,2^{2 n+1}-1$ and $2^{2 n}+1$. Considering MRC we have:

$$
\begin{equation*}
x_{i}=\left|v_{1}+p_{1}\left(v_{2}+p_{2}\left(v_{3}+\ldots+p_{m-1} v_{m}\right) \ldots\right)\right|_{p_{j}} \tag{15}
\end{equation*}
$$

Where $p_{i}$ is the moduli in the form $2^{k}-2^{t}-1$ and $p_{j}$ is $2^{n}, 2^{n}-1,2^{n}+1$, $2^{2 n+1}-1$ and $2^{2 n}+1$. Therefore

$$
\begin{equation*}
x_{i}=|v_{1}+\left(2^{k}-2^{t_{1}}-1\right)(v_{2}+\left(2^{k}-2^{t_{2}}-1\right)(\underbrace{v_{3}+\left(2^{k}-2^{t_{3}}-1\right) v_{4}}_{L}))|_{p_{j}} \tag{16}
\end{equation*}
$$

$L$ is considered as basic operation in Eq. 16. Since the second RNS bases are the moduli sets $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ and $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$, MRS to RNS conversion in this moduli sets must be calculated. Two moduli $2^{n}$ and $2^{n}-1$ are especial case of $2^{k}-2^{t}-1$. In [4] reduction in moduli $2^{k}-2^{t}-1$ is presented. Therefore calculating MRS to RNS conversion in other moduli $2^{n}+1$, $2^{2 n+1}-1$ and $2^{2 n}+1$ are considered in the following.

### 5.1 Reduction in modulo $2^{n}+1$

Based on Eq. 16 we have:

$$
\begin{equation*}
x_{i}=\mid v_{1}+\left(2^{k}-2^{t_{1}}-1\right)(v_{2}+\left(2^{k}-2^{t_{2}}-1\right)(\underbrace{v_{3}+\left(2^{k}-2^{t_{3}}-1\right) v_{4}}_{L})| |_{2^{n}+1} \tag{17}
\end{equation*}
$$

The value $L$, is the basic operation in Eq. 17. So $L$ should be calculated as fallow:

$$
\begin{align*}
& L=\left|v_{i}+\left(2^{k}-2^{t_{i}}-1\right) v_{i+1}\right|_{2^{n}+1}=\left|v_{i}+2^{k} \times v_{i+1}-2^{t_{i}} \times v_{i+1}-v_{i+1}\right|_{2^{n}+1} \\
& =|v_{i}+v_{i+1} \underbrace{00 \ldots 0}_{k}-v_{i+1} \underbrace{00 \ldots 0}_{t_{i}}-v_{i+1}|_{2^{n}+1} \tag{18}
\end{align*}
$$

In order to compute the result of Eq. 18 in modulo $2^{n}+1$, $(n+1)$ bit separation of values more than $(n+1)$ bit is needed. Therefore

$$
\begin{equation*}
L=\left|v_{i}^{1}+v_{i+1}^{3}+v_{i+1}^{\prime}-v_{i+1}^{4}-v_{i+1}^{5}-v_{i+1}^{6}-v_{i+1}^{7}\right|_{2^{n}+1} \tag{19}
\end{equation*}
$$

Where

$$
\left.\begin{array}{l}
v_{i}^{1}=v_{i, n} \ldots v_{i, 0} \\
v_{i}^{2}=\underbrace{00 \ldots 0}_{2 n-k+2} v_{k-1} \ldots v_{n+1} \\
v_{i+1}^{2}=v_{2 n-k+1} \ldots v_{0} \underbrace{00 \ldots 0}_{k-n-1}
\end{array}\right\} v_{i+1}^{\prime}=v_{i+1,2 n-k+1} \ldots v_{i+1,0} v_{i, k-1} \ldots v_{i, n+1} .
$$

Notice that negative numbers in modulo $2^{n}+1$ can be calculated as:

$$
\begin{equation*}
|-v|_{2^{n}+1}=\left|2^{n}+1-v\right|_{2^{n}+1}=|\bar{v}+2|_{2^{n}+1} \tag{20}
\end{equation*}
$$

Thus

$$
\begin{equation*}
L=\left|v_{i}^{1}+v_{i+1}^{3}+v_{i+1}^{\prime}+\bar{v}_{i+1}^{4}+\bar{v}_{i+1}^{5}+\bar{v}_{i+1}^{6}+\bar{v}_{i+1}^{7}+8\right|_{2^{n}+1} \tag{21}
\end{equation*}
$$



Figure 2: Hardware implementation of value $L$ in modulo $2^{n}+1$

Hardware implementation of Eq. 21 is shown in Figure 2. The result of $H=v_{i}+\left(2^{k}-2^{t_{i}}-1\right) \times L$ should be calculated in the next step:

$$
\begin{align*}
H & =\left|v_{i}+\left(2^{k}-2^{t_{i}}-1\right) L\right|_{2^{n}+1}=\left|v_{i}+2^{k} \times L-2^{t_{i}} \times L-L\right|_{2^{n}+1} \\
& =|v_{i}+L \underbrace{00 \ldots 0}_{k}-L \underbrace{00 \ldots 0}_{t_{i}}-L|_{2^{n}+1}=\left|v_{i}^{1}+v_{i}^{2}+\vec{v}_{i+1}^{\prime}+\vec{v}_{i+1}^{\prime \prime}+\bar{L}+6\right|_{2^{n}+1} \tag{22}
\end{align*}
$$

According to Eq. 22, value $H$ should be separated in four parts as bellow. Therefore CSA inputs in Figure 3, changed to

$$
\left.\begin{array}{l}
v_{i}^{1}=v_{n-1} \ldots v_{0} \\
v_{i}^{2}=\underbrace{00 \ldots 0}_{2 n-k+1} v_{k-1} \ldots v_{n} \\
v_{i+1}^{1}=\underbrace{00 \ldots 0}_{n+1} \\
v_{i+1}^{2}=L_{2 n-k+1} \ldots L_{0} \underbrace{00 \ldots 0}_{k-n-1} \\
v_{i+1}^{3}=\underbrace{00 \ldots 0}_{2 n-k+2} L_{n} \ldots L_{2 n-k+2} \\
v_{i+1}^{4}=v_{i+1}^{\prime}=L_{2 n-k+1} \ldots L_{0} L_{n} \ldots L_{2 n-k+2} \\
v_{n-t_{i}}^{5} \ldots L_{0} \underbrace{00 \ldots 0}_{t_{i}}=\underbrace{00 \ldots 0}_{n-t_{i}+1} L_{n} \ldots L_{n-t+1}
\end{array}\right\} v_{i+1}^{\prime \prime}=L_{n-t_{i}} \ldots L_{0} L_{n} \ldots L_{n-t+1} .
$$

Hardware implementation of $H$ is shown in Figure 3. According to Figure 2, the delay of conversion from MRS to RNS in worst case can be calculated as:

$$
\begin{equation*}
\text { Delay }_{M R S-R N S}=\left(\sum_{i=1}^{m-1}\left(M A\left(2^{n}+1\right)+4\right)\right) D_{F A} \tag{23}
\end{equation*}
$$



Figure 3: Hardware implementation of value $H$ in modulo $2^{n}+1$

### 5.2 Reduction in modulo $2^{2 n}+1$

According to Eq. 16 we can calculate the reduction in modulo $2^{2 n}+1$ as fallow:

$$
\begin{equation*}
x_{i}=\mid v_{1}+\left(2^{k}-2^{t_{1}} \pm 1\right)(v_{2}+\left.\left(2^{k}-2^{t_{2}} \pm 1\right)(\underbrace{\left.v_{3}+\left(2^{k}-2^{t_{3}} \pm 1\right) v_{4}\right)}_{I})\right|_{2^{2 n}+1} \tag{24}
\end{equation*}
$$

Negative numbers in modulo $2^{2 n}+1$ can be calculated as:

$$
\begin{equation*}
|-v|_{2^{2 n}+1}=\left|2^{2 n}+1-v\right|_{2^{2 n}+1}=\left|\left(2^{2 n}-1-v\right)+2\right|_{2^{2 n}+1}=|\bar{v}+2|_{2^{2 n}+1} \tag{25}
\end{equation*}
$$

For calculation of $I$ in Eq. 24 we have

$$
\begin{equation*}
I=\left|v_{i}+\left(2^{k}-2^{t_{i}}-1\right) v_{i+1}\right|_{2^{2 n}+1}=\left|v_{i}+2^{k} v_{i+1}-2^{t_{i}} v_{i+1}-v_{i+1}\right|_{2^{2 n}+1} \tag{26}
\end{equation*}
$$

By considering ( $2 n+1$ ) bit separation and considering negative numbers such as modulo $2^{2 n}+1$ we have

$$
\begin{equation*}
I=\left|v_{i+1}^{2}+v_{i+1}^{\prime}+\bar{v}_{i+1}^{3}+\bar{v}_{i+1}^{4}+4\right|_{2^{2 n}+1} \tag{27}
\end{equation*}
$$

Where

$$
\left.\begin{array}{l}
v_{i}^{1}=\underbrace{00 . .0}_{2 n-k+1} v_{k-1} \ldots v_{0} \\
v_{i+1}^{1}=v_{2 n-k} \ldots v_{0} \underbrace{00 . .0}_{k}
\end{array}\right\} v_{i+1}^{\prime}=v_{i+1,2 n-k} \ldots v_{i+1,0} v_{i, k-1} \ldots v_{i, 0} .
$$



Figure 4: Hardware implementation of $I$ in modulo $2^{2 n}+1$

Hardware implementation of $I$ is shown in Figure 4. In this step the result of $F=v_{i}+\left(2^{k}-2^{t}-1\right) \times I$ must be calculated. Therefore inputs in of Figure 4, changes to

$$
\left.\begin{array}{l}
F=\left|v_{i}^{1}+\vec{v}_{i+1}^{\prime}+\vec{v}_{i+1}^{\prime \prime}+\bar{I}+6\right| \\
v^{1}{ }_{i}=\underbrace{00 \ldots 0 v_{i}}_{2 n-k+1} \\
v^{1}{ }_{i+1}=I_{2 n-k} \ldots I_{0} \underbrace{00 \ldots 0}_{k} \\
v^{2}{ }_{i+1}=\underbrace{00 \ldots 0 I_{2 n} \ldots I_{2 n-k+1}}_{2 n-k+1}\} v_{i+1}^{\prime}=I_{2 n-k} \ldots I_{0} I_{2 n} \ldots I_{2 n-k+1} \\
v^{3}{ }_{i+1}=I_{2 n-t_{i}} \ldots I_{0} \underbrace{00 \ldots 0}_{t_{i}} \\
v^{4}{ }_{i+1}=\underbrace{00 \ldots .0}_{2 n-t_{i}+1} I_{2 n} \ldots I_{2 n-t_{i}+1}
\end{array}\right\} v_{i+1}^{\prime \prime}=I_{2 n-t_{i}} \ldots I_{0} I_{2 n} \ldots I_{2 n-t_{i}+1} .
$$

Hardware implementation of $F$ is shown in Figure 4. According to Figure 4, delay of conversion from MRS to RNS in worst case can be calculated as:

$$
\begin{equation*}
\text { Delay }_{M R S-R N S}=\left(\sum_{i=1}^{m-1}\left(M A\left(2^{2 n}+1\right)+3\right)\right) D_{F A} \tag{28}
\end{equation*}
$$

### 5.3 Reduction in modulo $2^{2 n+1}-1$

According to Eq. 16, reduction in modulo $2^{2 n+1}-1$, can be computed as bellow:

$$
\begin{equation*}
x_{i}=|v_{1}+\left(2^{k}-2^{t_{1}}-1\right)(v_{2}+\left(2^{k}-2^{t_{2}}-1\right)(\underbrace{v_{3}+\left(2^{k}-2^{t_{3}}-1\right) v_{4}}_{Z}))|_{2^{2 n+1}-1} \tag{29}
\end{equation*}
$$

Negative numbers in modulo $2^{2 n+1}-1$ should be calculated as:

$$
\begin{equation*}
|-v|_{2^{2 n+1}-1}=\left|2^{2 n+1}-1-v\right|_{2^{2 n+1}-1}=|\bar{v}|_{2^{2 n+1}-1} \tag{30}
\end{equation*}
$$

Based on Eq. 29 calculation of $Z$ shown as:

$$
\begin{gather*}
Z=\left|v_{i}+\left(2^{k}-2^{t_{i}} \pm 1\right) v_{i+1}\right|_{2^{n+1}-1}=\left|v_{i}+2^{k} v_{i+1}-2^{t_{i}} v_{i+1}-v_{i+1}\right|_{2^{2 n+1}-1}  \tag{31}\\
Z=\left|v_{i}{ }^{1}+v^{1}{ }_{i+1}+\bar{v}_{i+1}^{2}+\bar{v}_{i+1}^{3}\right|_{2^{2 n+1}-1} \tag{32}
\end{gather*}
$$

Where:

$$
\begin{aligned}
& v_{i}^{1}=\underbrace{00 . .0}_{2 n-k+1} v_{i} \\
& v^{1}{ }_{i+1}=v_{2 n-k} \ldots v_{0} \underbrace{00 . .0}_{2 n-k+1} v_{k-1} v_{k-2} \ldots v_{2 n-k+1} \\
& v_{i+1}^{2}=\underbrace{00 . .0}_{2 n-k-t_{i}+1} v_{i} \underbrace{00 . .0}_{t} \\
& v_{i+1}^{3}=\underbrace{00 . .0 v_{i+1}}_{2 n-k+1}
\end{aligned}
$$

Hardware implementation of $Z$ is represented in Figure 5. In this step the result of $E=v_{i}+\left(2^{k}-2^{t}-1\right) \times Z$ should be calculated. Therefore inputs in Figure 5 , changes to

$$
\begin{aligned}
& E=\left|v_{i}^{1}+v_{i+1}^{1}+\bar{v}_{i+1}^{2}+\bar{Z}\right| \\
& v_{i}^{1}=\underbrace{00}_{2 n-k+1} \ldots v_{i} \\
& v_{i+1}^{1}=Z_{2 n-k} \ldots Z_{0} Z_{2 n} \ldots Z_{2 n-k+1} \\
& v_{i+1}^{2}=Z_{2 n-t_{i}} \ldots Z_{0} Z_{2 n} \ldots Z_{2 n-t_{i}+1}
\end{aligned}
$$

Hardware implementation of $E$ is shown in Figure 5. Therefore delay of conversion from MRS to RNS in worst case can be calculated as:

$$
\begin{equation*}
\text { Delay }_{M R S-R N S}=\left(\sum_{i=1}^{m-1}\left(M A\left(2^{2 n+1}-1\right)+2\right)\right) D_{F A} \tag{33}
\end{equation*}
$$



Figure 5: Hardware implementation of $Z$ in modulo $2^{2 n+1}-1$

### 5.4 Reduction in modulo $2^{k}-2^{t}-1$

Reduction of weighted number to its RNS representation in moduli $2^{k}-2^{t}-1$ is proved in this section. Weighted to RNS conversion in moduli in the form of $2^{k}-2^{t}-1$ can be done as

$$
\begin{align*}
|X|_{2^{k}-2^{i}-1} & =\left|\sum_{i=0}^{4} 2^{i k} x_{i}=x_{0}+2^{k} x_{1}+2^{2 k} x_{2}+2^{3 k} x_{3}+2^{4 k} x_{4}\right|_{2^{k}-2^{i}-1} \\
& =|2^{k}(2^{k}(2^{k}(\underbrace{2^{k} x_{4}+x_{3}}_{T})+x_{2})+x_{1})+x_{0}|_{2^{k}-2^{i}-1} \tag{34}
\end{align*}
$$

Cost of conversion of MRS to RNS in [4] is reported as

$$
\begin{equation*}
\text { Delay }_{\text {MRS }-R N S}=\left(\sum_{i=1}^{m-1} \max _{j=1, m}\left(\omega\left(c_{i}\right)+2 \omega\left(c_{j}^{\prime}\right)+2\right)\right) k D_{F A} \tag{35}
\end{equation*}
$$

According to the Eq. 34 hamming weight of $2^{k}$ is equal to one. Therefore $T$ in Eq. 34 could be calculated with one shift and addition. In Eq. 35, $\omega\left(c_{i}\right)$ is the hamming weight of $c_{i}$ which is equal to zero, therefore cost of weighted to RNS conversion is

$$
\begin{equation*}
\text { Delay } \left._{\text {weighted }-R N S}=\left(\sum_{i=1}^{m-1} 2 \omega\left(c_{j}^{\prime}\right)+2\right)\right) k D_{F A} \tag{36}
\end{equation*}
$$

## 6 Comparison

As mentioned in [13] and [24], the unit gate delays of addition reported in [18] and [19] are, $2 \log _{2}^{(k)}+6$ and $2 \log _{2}^{(k-1)}+7$, respectively. In this work by using the unit gate delay of modular adder [20] and [18], the delay of modulo $2^{2 n+1}-1$ and $2^{2 n}+1$ are obtained as $2 \log _{2}^{(n+0.5)}+5$ and $2 \log _{2}^{(n)}+5$ [25]. It is obvious from Table 2 that the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$, is faster than the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$, moreover moduli sets $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ and $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$ can result in better tradeoffs between the RNS arithmetic unit delay and reverse converter performance.

In moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$, modulo $2^{2 n+1}-1$ is the critical moduli and also in moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$, modulo $2^{2 n}+1$ has the worst delay in addition and therefore in MRS to RNS conversion. Considering fast implementation of modular adder such as parallel prefix adders [21-22] modulo $2^{k}-1$ implementation in much faster than modulo $2^{k}-2^{t i}-1$ adder. Therefore unbalanced modulus $2^{2 n+1}-1$ and $2^{2 n}+1$ does not decrease the efficiency of proposed RNS bases. It is worth mentioning that, the unbalanced RNS basis
results in efficient residue to binary conversion in second basis. The first basis is the four moduli RNS basis in the form of $2^{k}-c_{i}$ where $0 \leq c_{i}<2^{k / 2}$ as proposed in [4]. Table 8, shows the comparison between four moduli sets which are proposed in this work and RNS basis that reported in [4]. Notice that this comparison also depends on dynamic range, on the other hand based on key length of cryptography, different cost of RNS to RNS conversion are shown in Table 8. As shown in this table, noticeable improvement in speed of the RNS to RNS conversion compared to [4] is achieved. Note that in [4] four moduli RNS comparison are propose d for 256 bit key length, therefore for fair comparison, cost of RNS to RNS conversion for 256 bit key size are done in Table 8. Since one of important part of RNS Montgomery multiplication is the RNS to RNS conversion, therefore RNS Montgomery multiplication could be executed in faster design by the proposed bases.

Table 8: Comparison RNS to RNS conversion for key length 256 bit

| Moduli sets | Cost of RNS to RNS Conv. <br> $\left(\mathrm{D}_{F A}\right)$ | Improvement |
| :---: | :---: | :---: |
| Proposed $\left(\mathrm{S}_{1}\right)$ | 5942 | $\% 12$ |
| Proposed $\left(\mathrm{S}_{2}\right)$ | 4700 | $\% 30$ |
| $[4]$ | 6784 | --- |

## 7 Conclusion

With growing up key length in cryptography systems, needs for speed, security and less hardware redundancy are sensible. Therefore this paper proposed RNS bases to satisfy the key length of cryptosystem and also have proper speed and efficient hardware implementation. Four moduli RNS bases for public key cryptography algorithm such as ECC are proposed. Whit using these RNS bases, less complexity in hardware and more speed in arithmetic unit compare to the best
work in literature has been achieved. The advantage of moduli sets which are employed for second basis are efficient forward and reverse converter and efficient arithmetic unit. Therefore noticeable improvement in time delay with 160,192 and 256 bits key length that are used in cryptography algorithm is achieved.

## References

[1] B. Parhami, Computer Arithmetic: Algorithms and Hardware Design, Oxford University Press, 2000.
[2] W. Wei et al., RNS application for digital image processing, in Proc. 4th IEEE Int. Workshop Syst.-on-Chip Real-Time Appl., (2004), 77-80.
[3] G.C. Cardarilli, A. Nannarelli and M. Re, Residue Number System for Low-Power DSP Applications, Proc. of 41nd IEEE Asilomar Conference on Signals, Systems, and Computers, (2007).
[4] J.C. Bajard, M. Kaihara and T. Plantard, Selected RNS Bases for Modular Multiplication, 19th IEEE International Symposium on Computer Arithmetic, (2009), 25-32.
[5] J.C. Bajard and L. Imbert, A Full RNS Implementation of RSA, IEEE Transactions on Computers, 53(6), (2004), 769-774.
[6] J. Bajard, L. Didier and P. Kornerup, An RNS Montgomery’s Modular Multiplication Algorithm, IEEE Trans. Computers, 47(2), (February, 1998), 167-178.
[7] J. Bajard, L. Didier and P. Kornerup, Modular Multiplication and Base Extensions in Residue Number Systems, Proc. 15th IEEE Symp. Computer Arithmetic (ARITH '01), (2001), 59-65.
[8] K. Navi, A.S. Molahosseini and M. Esmaeildoust, How to Teach Residue Number System to Computer Scientists and Engineers, IEEE Transactions on Education, 54(1), (2011), 156-163.
[9] Y. Wang, X. Song, M. Aboulhamid and H. Shen, Adder based residue to binary numbers converters for $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1\right\}$, IEEE Transactions on Signal Processing, 50(7), (2002), 1772-1779.
[10] P.V.A. Mohan and A.B. Premkumar, RNS-to-Binary Converters for Two Four-Moduli Set $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1,2^{\mathrm{n}+1}-1\right\}$ and $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1,2^{\mathrm{n}+1}+1\right\}$, IEEE Transactions on Circuits and Systems-I, 54(6), (2007), 1245-1254.
[11] B. Cao, T. Srikanthan and C.H. Chang, Efficient reverse converters for the four-moduli sets $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$ and $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n-1}-1\right\}$, IEEE Proc. Comput. Digit. Tech., 152, (2005), 687-696.
[12] B. Cao, C.H. Chang and T. Srikanthan, A Residue-to-Binary Converter for a New Five-Moduli Set, IEEE Transactions on Circuits and Systems-I, 54(5), (2007), 1041-1049.
[13] A.S. Molahosseini, K. Navi, C. Dadkhah, O. Kavehei and S. Timarchi, Efficient Reverse Converter Designs for the new 4-Moduli Set $\left\{2^{n}-1,2^{n}\right.$, $\left.2^{\mathrm{n}}+1,2^{2 \mathrm{n}+1}-1\right\}$ and $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}+1,2^{2 \mathrm{n}}, 2^{2 \mathrm{n}}+1\right\}$ Based on New CRTs, IEEE Transactions on Circuits and Systems-I, 57(4), (2010), 823-835.
[14] B. Cao, C. Chang and T. Srikanthan, An Efficient Reverse Converter for the 4-Moduli Set $\left\{2^{\mathrm{n}}-1,2^{\mathrm{n}}, 2^{\mathrm{n}}+1,2^{2 \mathrm{n}}+1\right\}$ Based on the New Chinese Remainder Theorem, IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, 50(10), (October, 2003), 1296-1303.
[15] P. Montgomery, Modular Multiplication without Trial Division, Mathematics of Computation, 44(170), (April, 1985), 519-521.
[16] K. Manochehri Kalantari, S. Pour Mozafari and B. Sadeghiyan, Improved RNS for RSA Hardware Implementation, 2(2\&4- b), (2004), 31-39.
[17] F. Pourbigharaz and H. M. Yassine, A signed digit architecture for residue to binary transformation, IEEE Transactions on Computers, 46(10), (1997), 1146-1150.
[18] Leonel Sousa and Ricardo Chaves, A Universal Architecture for Designing Efficient Modulo $2^{n}+1$ Multipliers, IEEE Transactions on Circuits and Systems-I, 52(6), (June, 2005).
[19] H.T. Vergos and C. Efstathiou, Design of efficient modulo $2^{n}+1$ multipliers, IET Comput. Digit. Tech. 1(1), (2007), 49-57.
[20] M. Esmaeildoust, K. Navi and M. R. Taheri, High speed reverse converter for new five-moduli set $\left\{2^{\mathrm{n}}, 2^{2 \mathrm{n}+1}-1,2^{\mathrm{n} / 2}-1,2^{\mathrm{n} / 2}+1,2^{\mathrm{n}}+1\right\}$, IEICE Electron. Express, 7(3), (2010), 118-125.
[21] R.A. Patel, M. Benaissa and S. Boussakta, Efficient new approach for modulo $2^{\mathrm{n}}-1$ addition in RNS, IEEE Proc.-Comput. Digit. Tech., 153(6), (2006), 399-405.
[22] C. Efstathiou, H.T. Vergos and D. Nikolos, Modified Booth Modulo $2^{n}-1$ Multipliers, IEEE Transactions on Computers, 53(3), (2004), 370-374.
[23] M.A. Bayoumi, G.A. Jullien and W.C. Miller, A VLSI implementation of residue adder, IEEE Transactions on Circuits and Systems, 34(3), (1987), 284-288.
[24] K. Navi, M. Esmaeildoust and A.S. Molahosseini, A General Reverse Converter Architecture with Low Complexity and High Performance, IEICE TRANSACTIONS on Information and Systems, E94-D(2), (2011), 264-273.
[25] G. Jaberipur and B. Parhami, Unified Approach to the Design of Modulo- $\left(2^{n} \pm 1\right)$ Adders Based on Signed-LSB Representation of Residues, 19th IEEE International Symposium on Computer Arithmetic, (2009), 57-64.


[^0]:    1 Department of Computer, Science and Research Branch, Islamic Azad University, Tehran, Iran, e-mail: \{m.gerami, sh.rezaie\}@srbiau.ac.ir
    ${ }^{2}$ Faculty of Electrical and Computer Engineering, Shahid Beheshti University, GC, Tehran, Iran , e-mail: \{m_doust, navi, hashemipour\}@sbu.ac.ir

